Dr.Ravi Bolimera, K. Shiva prasanna, Ranga Deepshika, Shanigarapu saikiran, Sappidi Mallikarjun Reddy. AREA EFFICIENT UART DESIGN USING VERILOG HDL. Int. J. Data. Sci. IoT. Manag. Syst. [Internet]. 2025 Nov. 5 [cited 2026 Aug. 21];4(4):351–355. Available from: http://ijdim.com/journal/index.php/ijdim/article/view/198