Dr.Ravi Bolimera (2025) “AREA EFFICIENT UART DESIGN USING VERILOG HDL”, International Journal of Data Science and IoT Management System, 4(4), pp. 351–355. doi:10.64751/ijdim.2025.v4.n4.pp351-355.